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Abstract—We present the first demonstration of a local oscil-
lator (LO)-less digital signal processing (DSP)-free coherent re-
ceiver for high-capacity short distance optical links. Experimental
results with an analog domain constant modulous algorithm
(CMA)-based equalizer chip for the self-homodyne quadrature
phase shift keying (SH-QPSK) system validate the employability
of an all-analog and LO-less receiver for low-power interconnects.
I. INTRODUCTION
The Ethernet roadmap targets interface speeds of up-to
1.6 Tb/s for future data center interconnects, in which re-
duction of power dissipation is a major design consideration
[1]. Usage of optical self-homodyne (SH) techniques is an
attractive solution for reducing power consumption of the
receiver electronics for data center interconnects at the targeted
interface speeds. SH systems employ local oscillator (LO)-
less coherent receiver and require simpler signal processing
as opposed to the commonly used power hungry digital signal
processing (DSP) based coherent receivers. SH systems do not
have stringent linewidth requirements, and hence do not need
an expensive laser at the transmitter [2]. SH systems also facil-
itate the deployment of spectrally efficient techniques for high
capacity links [3], [4]. Due to the reduced signal processing
requirements, optical channel impairment compensation can
easily be performed by an analog domain equalizer in such
systems.
DSP based coherent receivers consume excessive amounts
of power as they require high-speed analog-to-digital con-
verters (ADCs) and digital signal processors [5]. An analog-
domain signal processor (ASP) obviates the need for power
hungry ADCs and DSP. For example, an ASP based receiver
in a 130 nm BiCMOS technology would require approximately
3.5 W for 100 Gb/s dual polarization-quadrature phase shift
keying (DP-QPSK) system [6] for short distance links. Power
consumption can be reduced further in advanced CMOS
technologies. Hence ASP based receivers provide substantial
power savings over the DSP based receivers. ASP based
solutions can also be used for higher order modulation formats,
such as 16-QAM, to achieve high capacity short distance
interconnects [7].
In this paper, for the first time, we demonstrate an LO-less
QPSK receiver with polarization-multiplexed carrier and an
analog-domain equalizer. A 20 Gb/s SH-QPSK system with
a CMA equalizer chip is experimentally demonstrated for
optical links having up to 80 km length of standard single
mode fiber (SSMF).
II. QPSK SYSTEM WITH LO-LESS RECEIVER
The architecture of the proposed system is illustrated in
Fig. 1. It is a polarization diversity based SH system, which
uses polarization multiplexed carrier for coherent detection.
In the transmitter, the laser output is split into two orthogonal
polarizations. The carrier in one of the polarizations is QPSK
modulated using a nested Mach-Zehnder modulator. The mod-
ulated signal and the unmodulated carrier are polarization
multiplexed using a polarization beam combiner (PBC) and
sent through the fiber channel.
At the receiver end, adaptive polarization control is required
for separating the modulated signal and the carrier [8]. As
polarization mode dispersion (PMD) is not significant for
short-distance links, by maximizing received power in one of
the polarizations (thereby minimizing it in the other one), the
signal and the carrier can be separated out easily. The optical
signal at the output of the polarization controller (PC) is given
to a polarization beam splitter (PBS) to obtain the carrier (as
the LO) and the modulated signal in two separate fibers. These
outputs are fed to the optical hybrid followed by balanced
photo-detectors (BPDs) for coherent detection. The electrical
outputs from the BPDs are applied to an analog domain
equalizer for compensating for the chromatic dispersion.
Fig. 1: Architecture of the proposed SH-QPSK system with an analog domain equalizer
and LO-less receiver. PBS/PBC: polarization beam splitter/combiner; MZM: Mach-
Zehnder modulator; PC: polarization controller; BPD: balanced photo detector; and ADC:
analog-to-digital converter.
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Fig. 2: Architecture of the all-analog CMA equalizer [9]. x and y: unequalized input
signals; hxx,hxy,hyx, and hyy : filter coefficients; εx and εy : error values; A:
expected amplitude of the outputs; and xeq and yeq : equalized output signals.
Fig. 3: Printed circuit board with the CMA equalizer die bond-wired on it.
III. ALL ANALOG DOMAIN (DSP-FREE) EQUALIZER
The equalizer based on a blind CMA algorithm can be
considered optimal for phase modulated signals. The analog-
domain CMA equalizer which is designed for DP-QPSK
systems [9] is used with the SH-QPSK system. The equalizer
has feed forward taps for X and Y polarization signals as
well as cross taps between both the polarization signals, as
presented in Fig. 2, to mitigate the effects of PMD (although
cross-taps are not really required in the proposed system
because of external polarization control). The tap coefficients
(hxx,hxy,hyx, and hyy) are adapted for minimizing errors
εx = xeq[A
2 − |xeq|2] and εy = yeq[A2 − |yeq|2]. Here xeq
and yeq are the complex equalized signals and A2 is the square
of the expected amplitude A.
This chip was designed in a 130 nm BiCMOS technology
from ST Microelectronics. It has two taps in each signal path
with 20 ps delay in between and was specifically designed
for 100 Gb/s DP-QPSK signals [6]. The chip currently dissi-
pates 2.5 W of power, which can be drastically reduced with
implementation in advanced CMOS technologies. The high
frequency printed circuit board (PCB) presented in Fig. 3 is
designed with Rogers RT/duroid 6010M laminate. All the on-
board transmission lines have been designed as differential
lines having a broadband frequency response from DC to
20 GHz. The PCB contains decoupling capacitors as well as a
Fig. 4: Experimental setup for a 20 Gb/s SH-QPSK system with the CMA equalizer chip.
PC: polarization controller; PBS/PBC: polarization beam splitter/combiner; BERT: bit
error rate tester; SSMF: standard single mode fiber; and VOA: variable optical attenuator.
reset switch to initialize the tap coefficient values. However,
other assembly limitations such as impedance discontinuities
due to bond-wire inductances limit the high-frequency opera-
tion. In the results presented in this paper the chip is tested
for a 20 Gb/s QPSK system with an LO-less receiver.
IV. EXPERIMENTAL SETUP AND MEASUREMENT RESULTS
The experimental setup for the 20 Gb/s QPSK system with
the CMA equalizer chip is shown in Fig. 4. An external cavity
laser from Thorlabs (SFL1550P) is used for generating a
13.4 dBm optical carrier at 1550 nm wavelength. The carrier
is split equally into two polarizations. One of the polarization
components is applied to a QPSK modulator (LN86S-FC) and
modulated using two streams of 10 Gb/s data, generated by a
bit error rate tester (N4962A), after amplification. The carrier
from the other polarization has been multiplexed with the
modulator output and sent to the fiber channel of different
lengths. An optical amplifier is used for fiber length of 80 km
to compensate for the losses in the channel. At the receiver
end, an external PC is used to manually control the output
polarization to maximize power in one of the polarizations and
minimize it in the other one (in a practical system, this can
be achieved by using adaptive polarization control [8]). These
polarizations are separated by a PBS and sent to the signal and
LO ports of an integrated DP-QPSK coherent receiver front-
end (CPRVx1222A) for the detection of SH-QPSK signals. By
adjusting gain controls, single ended outputs of the receiver
front-end are maintained at 400 mVp-p to drive the CMA
equalizer chip. A 33 GHz digital signal analyzer from Keysight
(OSAV334A) is used to capture the output signals from the
chip. The optical modulator driver amplifiers (HMC788LP2E)
provide reduced gain at high frequencies which results in poor
quality of received signals, even for the back-to-back link
experiment. This can be observed in the constellations shown
in Fig. 5a. The analog domain CMA equalizer improves the
constellation significantly as shown in Fig. 5b. Similarly, it
can be observed in Fig. 5c-f that the equalizer achieves a
substantial improvement in the received constellations for fiber
channel lengths of 20 km and 80 km.
Since the chip is designed for shorter distances and symbol
periods (with only two taps), and due to the limitations in the
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Fig. 5: Received constellations for a 20 Gb/s SH-QPSK system with (a) Back-to-
back link (BER = 1.01× 10−2); (b) Back-to-back link with equalizer chip (BER =
2.7× 10−5); (c) 20 km link; (d) 20 km link with equalizer chip (BER = 1.6× 10−3);
(e) 80 km link; and (f) 80 km link with equalizer chip (BER = 1.18× 10−2).
experimental setup, limited bit error rates (BER) are achieved.
Nevertheless, this demonstration qualitatively validates the
usefulness of the analog-domain equalizer chip with an LO-
less receiver.
V. CONCLUSION
In this paper, an LO-less SH-QPSK receiver with an all-
analog (DSP-free) CMA equalizer chip has been presented. A
specifically designed analog domain equalizer for an SH re-
ceiver with polarization-multiplexed carrier can lead to achieve
high-capacity low-power data center interconnects.
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